Sparse Matrix-Matrix multiplication is a key kernel that has applications in several domains such as scientific computing and graph analysis. Several algorithms have been studied in the past for this foundational kernel. In this paper, we develop parallel algorithms for sparse matrixmatrix multiplication with a focus on performance portability across different high performance computing architectures. The performance of these algorithms depend on the data structures used in them. We compare different types of accumulators in these algorithms and demonstrate the performance difference between these data structures. Furthermore, we develop a meta-algorithm, kkSpGEMM, to choose the right algorithm and data structure based on the characteristics of the problem. We show performance comparisons on three architectures and demonstrate the need for the community to develop two phase sparse matrix-matrix multiplication implementations for efficient reuse of the data structures involved.
Introduction
Modern supercomputer architectures are following various different paths, e.g., Intel's XeonPhi processors, NVIDIA's Graphic Processing Units (gpus) or the Emu systems [14] . Such an environment increases the importance of designing flexible algorithms for performance-critical kernels and implementations that can run well on various platforms. We develop multi-threaded algorithms for sparse matrix-matrix multiply (spgemm) kernels in this work. spgemm is a fundamental kernel that is used in various applications such as graph analytics [28] and scientific computing, especially in the setup phase of multigrid solvers [21] . The kernel has been studied extensively in the contexts of sequential [17] , shared memory parallel [26, 18] and gpu [10, 22, 16, 8] implementations. There are optimized kernels available on different architectures [18, 22, 8, 27, 25] providing us with good comparison points. In this work, we provide portable algorithms for the spgemm kernel and their implementations using Kokkos [15] programming model with minimal changes for the architectures ' 
Background
Given matrices A of size m × n and B of size n × k spgemm finds the m × k matrix C s. t. C = A × B. Multigrid solvers use triple products in their setup phase, which are of the form A coarse = R × A f ine × P (R = P T if A f ine is symmetric), to coarsen the matrices. spgemm is also widely used for various graph analytic problems [28] .
Algorithm 1 spgemm for C = A × B. C(i, :) (C(:, i)) refer to i th row (column) of C.
Require: Matrices A, B 1: for i ← 0 to m − 1 do
2:
for j ∈ A(i, :) do First design choice is how to distribute the computation over execution units. A 1D partitioning method [1] partitions C along a single dimension, and each row is computed by a single execution unit. On the other hand, 2D [26, 6] and 3D [4] methods assign each nonzero of C or each multiplication to a single execution unit, respectively. Hypergraph partitioning methods have also been used to improve the data locality in 1D [2, 3] and 3D [5] methods. 1D row-wise is the most popular choice for scientific computing applications. Using partitioning schemes for spgemm that differ from the application's scheme requires reordering and maintaining a copy of one or both of the input matrices. For gpus, hierarchical algorithms are also employed, where rows are assigned to a first level of parallelism (blocks or warps), and the calculations within the rows are done using a second level of parallelism [10, 27, 22, 8] . In this work, we use such a hierarchical partitioning of the computation, where the first level will do 1D partitioning and the second level will exploit further thread/vector parallelism.
The second design choice is how to determine the size of C. Finding the structure of C is usually as expensive as finding C. There exists some work to estimate its structure [7] . However, it does not provide a robust upper bound and it is not significantly cheaper than calculating the exact size in practice. As a result, both one-phase and two-phase methods are commonly used. One-phase methods rely either on finding an upper bound for the size of C [20] or doing dynamic reallocations when needed. The former could result in over-allocation and the latter is not feasible for gpus.
Two-phase methods first compute the structure of C (symbolic phase), before computing its values in the second phase (numeric phase). They allow reusing the structure C for different multiplies with the same structure of A and B [25, 10] . This is an important use case in scientific computing, where matrix structures stay constant while matrix values change frequently [13] . The two-phase method also provides significant advantages in graph analytics. Most of them work only on the symbolic structure, skipping the numeric phase [28] . In this work, we use a two-phase approach, and speed the symbolic phase up using matrix compression.
The third design choice is the data structure to use for the accumulators. Some algorithms use a dense data structure of size k. The intermediate results for a row are stored in an array of size k in its "dense" format. These dense thread-private arrays may not be scalable for massive amounts of threads and large k values. Therefore, sparse accumulators such as heaps or hashmaps are preferred.
In this work, we use both multi-level hashmaps as sparse accumulators and dense accumulators to achieve scalability in spgemm. Related Work: There are a number of distributed-memory algorithms for spgemm [6, 2, 5, 4, 1] .
Most of the multithreaded spgemm studies [26, 4, 27, 16, 18 ] follow Gustavson's algorithm, and differ in the data structure used for row accumulation. Some use dense accumulators [26] , others a heap with an assumption of sorted columns in B rows [4] , or sorted row merges [27, 16] .
Most of the spgemm algorithms for gpus are hierarchical. CUSP [8] uses a hierarchical algorithm where each multiplication is computed by a single thread and later accumulated with a sort operation.
AmgX [10] follows a hierarchical Gustavson algorithm. Each row is calculated by a single warp, and multiplications within a row are done by different threads of the warp. It uses 2-level cuckoo-hash accumulators, and does not make any assumption on the order of the column indices. On the other hand, the row merge algorithm [16] and its implementation in ViennaCL [27] uses merge sorts for accumulations of the sorted rows. bhSPARSE [22] On gpus, a typical team size is between 4 and 64. There is no one-to-one mapping from teams to the number of execution units. That is, the number of teams, even on cpus, can be much higher than the number of execution units. It is therefore useful to think of teams as a logical concept, with a one-to-one mapping to work items. A kokkos-thread within a team maps to a warp or warp fraction (half, quarter, etc.) on gpus and to a single thread on cpus. A kokkos-thread uses multiple vector lanes, which map to cuda-threads within a warp in gpus and the vectorization units on cpus.
The length of the vector lanes, vector length, is a runtime parameter on gpus and can be at most the length of a warp, while on cpus it is fixed depending on the architecture. We use the terms teams, threads (for kokkos-threads) and vector lanes in the rest of the paper.
The portability provided by Kokkos comes with some overhead. For example, heavily used template meta-programming causes some compilers to fail to perform certain optimizations. Portable data structures have also small overheads. While Kokkos allows us to write portable kernels, complex ones as spgemm can benefit from some code divergence for better performance. For example, our implementations favor atomic operations on gpus, and reductions on cpus.
Algorithms
Algorithm 2 Overall structure of SpGEMM Methods. Require: Input matrices A, B s.t. C = A × B 1: allocate C row pointers 2: B c ← compress matrix(B) 3: C row pointers ← core spgemm ('symbolic , A, B c ) //symbolic phase 4: allocate C columns , C values 5: C ← core spgemm ('numeric , A, B, C row pointers ) //numeric phase
The overall structure of our spgemm methods is given in Algorithm 2. It consists of a two-phase approach, in which the first (symbolic) phase computes the number of nonzeros in each row (line 3) of C, and the second (numeric) phase (line 5) computes C. Both phases use the core spgemm kernel with small changes. The main difference of the two phases is that the symbolic phase does not use the matrix values, and thus performs no floating point operations. We aim to improve memory and runtime of the symbolic phase by compressing B.
Core spgemm Kernel
The core spgemm kernel used by the symbolic and the numeric phase uses a hierarchical, row-wise algorithm (3) with two thread-scalable data structures: a memory pool and an accumulator. A team of threads, which depending on the architecture may be a single thread or many, is assigned a set of rows over which it loops. For each row i of A within the assigned rows, we traverse the nonzeroes 
for col, val ∈ B(j, :) do
if L 2 is not allocated then
9:
allocate the second level accumulator L 2 10:
if Phase is Symbolic
First, we focus on partitioning the computation using hierarchical parallelism. The first level parallelism is trivially achieved by assigning disjoint sets of rows of C to teams (Line 2). Further parallelization can be achieved on the three loops highlighted with red, blue and green (Lines 3, 4 and 5). Each of these loops can either be executed sequentially by the whole processing unit (team), or be executed in parallel by partitioning over threads of the teams. As a result, we do not use this method in our comparisons. Thread-Parallel: Figure 3a gives an example of this scheme. This scheme assigns a whole team to a single row of A (sequential Line-3). The method parallelizes both of the loops at Line-4 and Line-5. Threads are assigned to different nonzeroes of (A(i, j)) of row A(i, :), and the corresponding row B(j, :). Nonzeroes in B(j, :) are traversed, multipled and inserted into accumulators using vector parallelism (Line-5). As in Team-Sequential, more team resources are available for L 1 . The chance of underutilization is lower than in the previous method, but it can still happen when rows require a very small number of multiplications. In addition, threads may suffer from load imbalance, when rows of B differ in sizes. This scheme does not guarantee unique insertions to accumulators, as different rows of B are handled in parallel. This method is used in Nsparse [24] and Kunchum et al. [19] . Thread-Flat-Parallel: We use a Thread-Flat-Parallel scheme (Figure 3b ) to overcome the limitations of the previous methods. This has also been explored in [8] and [19] . In this scheme, a row of A is assigned to a team, but as opposed to the Thread-Parallel scheme, this method flattens the second and third loop (Line-4 and Line-5). The single loop iterates over the total number of multiplications required for the row, which is parallelized using both vector and thread parallelism. In this work, we use the Thread-Sequential and the Thread-Flat-Parallel scheme on gpus. These schemes behave similarly when teams have a single thread, our choice for cpus and knls. However, Thread-Flat-Parallel incurs index calculation overhead, which is not amortized when there is not enough parallelism within a team. Thus, Thread-Sequential is used on cpus and knls.
spgemm Partitioning Schemes

Accumulators and Memory Pool Data Structures
Our main methods use two-level, sparse hashmap-based accumulators. Accumulators are used to compute the row size of C in the symbolic phase, and the column indices and their values of C in the numeric phase. Once teams/threads are created, they allocate some scratch memory (Line 1) for their private level-1 (L 1 ) accumulator (not to be confused with the L1 cache). This scratch memory maps to the gpu shared memory in gpus and the default memory (i.e., ddr4 or high bandwidth memory) on knls. If the L 1 accumulator runs out of space, global memory is allocated (Line 9) in a scalable way using memory pools (explained below) for a row private L 2 accumulator. Its size is chosen to guarantee that it can hold all insertions. Upon the completion of a row computation, any allocated L 2 accumulator is explicitly released. Scratch spaces used by L 1 accumulators are automatically released by Kokkos when the threads retire.
We implemented three different types of accumulators. Two of these are sparse hashmap based accumulators, while the third one is a dense accumulator. Linked List based HashMap Accumulator (LL): Accumulators are either thread or team private based on the partitioning scheme, so they need to be highly scalable in terms of memory.
The hashmap accumulator here extends the hashmap used in [12] Figure 4c gives the example of a hashmap using LP. The data structure consists of two parallel arrays (Ids, V alues).
Initially each hash entry is set to −1 to indicate that it is empty. Given an (id, value) pair, LP calculates a hash value and attempts to insert the pair into the hash location. If the slot is taken, it performs a linear scan starting at the hash location and inserts it to the first available space. For example, in Figure 4c hash for 28 is calculated as 4, but as the slot is taken it is inserted to the next available space. The implementation is straightforward and LP can easily be used with any of the 4 partitioning schemes. However, as the occupancy of the hashmap becomes close to full, the hash lookups become very expensive. This makes it difficult to use LP in a two-level hashing approach. Each insertion to L 2 would first perform a full scan of L 1 , resulting in a complexity of O( L 1 ).
Nsparse uses single-level LP, and when rows do not fit into gpus shared memory, this accumulator is directly allocated in global memory. In order to overcome this, we introduce a max occupancy parameter. If the occupancy of L 1 is larger than this cut-off, we do not insert any new Ids to L 1 and use L 2 for failed insertions. We observe significant slowdowns with LP once occupancy is higher than 50%, which is used as a max occupancy ratio. lock is released as soon as the thread releases the chunk back to the pool. The memory pool reserves numChunks memory chunks, where each has a fixed size (chunkSize). chunkSize is chosen based on the "maximum row size in C" (maxrs) to guarantee enough space for the work in any row of C. maxrs is not known before performing the symbolic phase so it uses an upper bound. The upper bound is the maximum number of multiplies (maxrf) required by any row. That number can be computed by summing the size of all rows of B that contribute to a row. The memory pool has two operational modes: unique and non-unique mapping of chunks to threads (one2one and many2many).
The parameters of the memory pool are architecture specific. numChunks is chosen based on the available concurrency in an architecture. It is an exact match to the number of threads on the knls/cpus. On gpus, we over-estimate the concurrency to efficiently acquire memory. We check the available memory, and reduce numChunks if the memory allocation becomes too expensive on gpus. cpus/knls use one2one and gpus use many2many. The allocate function of the memory pool uses thread indices. These indices assist the look-up for a free chunk. The pool directly returns the chunk with the given thread index when using the one2one mode. This allows cpu/knl threads to reuse local NUMA memory regions. In the many2many mode, the pool starts a scan from the given thread-index until an available chunk is found. If the memory pool does not immediately have a memory chunk available to fulfill a request, the requesting computational unit spins until it successfully receives an allocation.
Compression
Compression is applied to B in the symbolic phase. This method, based on packing columns of B as bits, can reduce the size of B's graph up to 32× (the number of bits in an integer). The graph structure of B encodes binary relations -existence of a nonzero in (i, j) or not. This can be represented using single bits. We compress the rows of B such that 32 columns of B are represented using a single integer following the color compression idea in [11] . In this scheme, the traditional column index array in a compressed-row matrix is represented with 2 arrays of smaller size: "column set" (cs) and "column set index" (csi). Set bits in cs denote existing columns. That is, if the i th bit in cs is 1, the row has a nonzero entry at the i th column. cs is used to represent more than 32 columns. Figure 4a shows We first calculate the row sizes in the compressed matrix, and calculate the overall f m after the compression. If f m is reduced more than 15%, the matrix is compressed and the symbolic phase is executed using this compressed matrix. Otherwise, we do not perform compression and run the symbolic phase using the original matrices. We find this compression method to be very effective in practice; e.g., the f m reduction is less than 15% only for 7 of 83 test cases used in this paper.
See [28] for the effect of this compression method on solving the triangle counting problem.
KokkosKernels SpGEMM Methods
Our previous work [13] proposes the kkmem algorithm. This is usually small enough to fit into cache on knls/cpus.
kkmem is designed to be scalable to run on large datasets with large thread counts. It aims to minimize the memory use (O(maxrs)) and to localize memory accesses at the cost of increased hash operations/collisions. In this work, we add kkdense that uses dense accumulators (O(k)) and runs only on cpus and knls. It does not have the extra cost of hash operations. However, its memory accesses may not be localized depending on the structure of a problem. When k is small, using sparse accumulators does not have much advantage over dense accumulators (on knls/cpus) as a dense accumulator would also fit into cache. Moreover, some matrix multiplications might result in maxrs to be very close to k (e.g. squaring RMAT matrices results in maxrs to be 95% of k). In such cases sparse accumulators allocate as much memory as dense accumulators, while still performing extra hash operations. Sparse accumulators are naturally not expected to perform better than dense accumulators for these cases.
This work proposes a meta algorithm kkspgemm that chooses either of these methods on cpus and knls based on the size of k. We observe superior performance of kkdense for k < 250, 000 on knl's ddr memory. As k gets larger kkmem outperforms kkdense. We introduce a cut-off parameter for k based on this observation. The meta-algorithm runs kkdense for k < 250, 000, and kkmem otherwise. As the columns are compressed in the symbolic phase by a factor of 32, kkspgemm may run kkdense for the symbolic phase, and kkmem for the numeric phase. A more sophisticated selection of this parameter requires consideration of the underlying architecture. If the architecture has a larger memory bandwidth, it may be more tolerant to larger dense accumulators. For example, using mcdram or cache-mode in knls provides larger memory bandwidth, and kkdense also achieves better performance than kkmem for k > 250, 000. Yet, in the rest of the paper we use k = 250, 000 as cut-off across different architectures, which captures the best methods for most cases.
The parameter selection on gpus is more complicated with additional variables, i.e., shared provides more space than ars, we reduce the team size and its shared memory to be able to run more blocks concurrently on the streaming multiprocessors of gpus. If ars requires larger memory than 16KB, we increase the shared memory at most to 32KB (and block size to 512). As the row sizes are unknown at the beginning of the symbolic phase, it is more challenging to select these parameters then. We estimate ars from f m by assuming every nth (8th is used for the experiments) multiplication will reduce to the same nonzero.
The experiments run our old method kkmem without this parameter selection to highlight the improvements w.r.t. previous work. Table 1 summarizes the methods used in this paper. Our implementations cannot launch concurrent kernels using cuda-streams as Nsparse does, as Kokkos does not support that yet. Instead, we launch a single kernel using the above parameter selection.
Experiments
Performance experiments are performed on three different configurations, representing two of the most commonly HPC leadership class machine hardware designs: Intel XeonPhi and IBM Power with NVIDIA GPUs. The configurations of the nodes are listed in Table 2 . Our methods are implemented using the Kokkos library (2.5.00), and will be available in KokkosKernels (2.5.10).
Detailed explanation about the raw experiment results and reproducing them can be found at https://github.com/kokkos/kokkos-kernels/wiki/SpGEMM_Benchmarks. Each run reported in this paper is the average of 5 executions (preceded with 1 excluded warmup run) with double precision arithmetic and 32 bit integers. We evaluate 83 matrix multiplications, 24 of which are of the form R × A × P as found in multigrid, while the rest are of the form A × A using matrices from the UF sparse suite [9] . The problems are listed in Table 3 .Experiments are run for both a NoReuse and a Reuse case. Both the symbolic and the numeric phase are executed for NoReuse. Reuse executes only the numeric phase, and reuses the previous symbolic computations. Unless specifically stated, the results refer to the NoReuse case.
Experiments on Power8 cpus
We compare our methods (kkspgemm, kkmem, kkdense), against ViennaCL (OpenMP) on Power8 cpus. Figure 5 gives strong scaling GFLOPS/sec for the four methods on different multiplications with different characteristics.
The first two multiplications (a and b) are from a multigrid problem. As k gets larger, kkdense suffers from low spatial locality, and it is outperformed by kkmem. kkdense's memory allocation for its accumulators fails for some cases. Although, they should fit into memory, we suspect that allocation of such large chunks is causing these failures. kkdense achieves better performance for matrices with smaller k. Among them, kron not only has the smallest k, but also has a maxrs that is 83% of k. The sparse accumulators use a similar amount of memory as kkdense, but still acrue the overhead for hash operations. Our meta method chooses kkdense for kron's numeric and the and flickr, as the compression reduces their k by 32×. kkdense achieves better performance than kkspgemm in 3 instances. These suggest that the simple architecture agnostic heuristic for choosing the optimal algorithm, is leaving room for improvement. The current heuristic is erring on the side of reduced memory consumption, which in real applications may be desirable. Figure 6a lists the performance profiles of the algorithms on Power8. For a given x, the y value indicates the number of problem cases, for which a method is less than x times slower than the best result achieved with any method for each individual problem. The max value of y at x = 1 is the number of problem cases for which a method achieved the best performance. The x value for which y = 83 is the largest slowdown a method showed over any problem, compared with the best observed performance for that problem over all methods. As seen in the figure, for about 50 problems kkspgemm achieves the best performance (or at most 0.5% slower than the best KK variant). The performance of viennaCL is mostly lower than achieved by KK variants. While our methods do not make any assumption on whether the input matrices have sorted columns, all test problems have sorted columns to be able to run the different methods throughout our experiments. For example, viennaCL requires sorted inputs, and returns sorted output. If the calling application does not store sorted matrices, pre-processing is required to use viennaCL. Similarly, if the result of spgemm must be sorted, post-processing is required for our methods. For iterative multiplications in multigrid, the output of a multiplication (AP = A × P ) becomes the input of the next one (R × AP ). As long as methods make consistent assumptions for their input and outputs, this pre-/post-processing can be skipped.
Experiments on knls
The experiments on knls compare our methods against two methods provided by the Intel Math Kernel Library (mkl) using two memory modes. The first uses the high bandwidth memory (mcdram) of knls as a cache (CM), while the second runs in flat memory mode using only ddr. mkl sparse spmm in mkl's inspector-executor is referred to as mkl-ins, and the mkl dcsrmultcsr is referred to as mkl7 and mkl8. mkl dcsrmultcsr requires sorted inputs, without necessarily returning sorted outputs. Output sorting may be skipped for A × A (e.g., graph analytic problems); however, it becomes an issue for multigrid. The results report both mkl7 (without output sorting) and mkl8 (with output sorting). mkl's expected performance is the performance of mkl7 for A × A and mkl8 for multigrid multiplications. Figure 7 shows strong scaling GFLOPS/sec of six methods on three multiplications for CM and ddr with number of threads. Since we use maximally 64 cores, 128 and 256 threads use 2 or 4 hyperthreads per cores respectively. Memory accesses on ddr are relatively more expensive than CM; therefore methods using sparse accumulators tend to achieve better scaling and performance.
kkdense is usually outperformed by kkmem on ddr except on coPapersCiteseer. CM provides more bandwidth which boosts the performance of all methods. When the bandwidth is not saturated, CM improves the performance of methods which stress memory accesses more, e.g. kkdense. In general, methods favoring memory accesses over hash computations are more likely to benefit from CM than those that already have localized memory accesses. kkspgemm mostly achieves the best performance except for coPapersCiteseer. The higher memory bandwidth of CM allows the use of dense accumulators for larger k. k is still too large to benefit from CM for R × A. mkl methods achieve better performance on lower thread counts, but they do not scale with hyperthreads. mklins has the best performance among mkl methods.
It is worthwhile to note that these thread scaling experiments conflate two performance critical issues: thread-scalability of an algorithm, and the amount of memory bandwidth and load/store slots available to each thread. The latter issue would still afflict performance if these methods are used as part of an MPI application, where for example 8 MPI ranks each use 32 threads on KNL.
In such a usecase we would expect the relative performance of the methods to be closer to the 256 thread case than the 32 thread case in our experiments. The experiments on ddr demonstrate the strength of a thread-scalable kkmem algorithm.
It outperforms kkdense for larger datasets. Overall, kkspgemm obtains the best performance, taking advantage of kkmem and kkdense for large and small datasets, respectively. kkdense significantly improves its performance on CM w.r.t. ddr. Among mkl methods, mkl-ins achieves the best performance. However, it is a 1-phase method. It cannot exploit structural reuse, and its performance drops for the Reuse case.
Experiments on GPUs
We evaluate the performance of our methods against Nsparse, cuSPARSE and ViennaCL (1.7.1) on P100 gpus. Figure 6e shows the performance profile on P100 GPUs for NoReuse. Among these methods, kkspgemm and cuSPARSE run for all 81 instances. kkmem, Nsparse and viennaCL fail for 2, 4 and 9 matrices. cuSPARSE and viennaCL are mostly outperformed by the other methods.
These are followed by our previous method kkmem, and our LP based method kklp. kkspgemm takes advantage of kklp, and significantly improves our previous method kkmem with a better parameter setting. As a result, kkspgemm and Nsparse are the most competitive methods. Nsparse, taking advantage of cuda-streams, achieves slightly better performance than kkspgemm. Although the lack of cuda-streams is a limitation for kkspgemm, with a better selection of the parameters it obtains the best performance for 28 test problems.
Most of the significant performance differences between Nsparse and kkspgemm occur for smaller multiplications that take between 1 to 10 milliseconds. Nsparse has the best performance on 18 out of 20 multiplications with the smallest number of total f m . As the multiplications get larger, the performance of kkspgemm is on average 3 − 4% better than Nsparse (excluding the smallest 20 test problems). kkspgemm is also able to perform 4 test multiplications for which Nsparse runs Figure 8 : Speedup of kkspgemm w.r.t. NSparse for matrices that are grouped w.r.t. f m . These groups can be found using indices in Table 3. out of memory (kron16, coPaparciteseer, flickr, coPapersDBLP). The performance comparison of kkspgemm against Nsparse for multiplications sorted based on f m required is shown in Figure 8 . This figure reports the geometric mean of the kkspgemm speedups w.r.t. Nsparse. For the smallest 10 and 20 multiplications, Nsparse is about 47% and 17% faster than kkspgemm. kkspgemm, on average, has more consistent and faster runtimes for the larger inputs. kkspgemm is designed for scalability, and it introduces various overheads to achieve this scalability (e.g., compression). When the inputs are small, the overhead introduced is not amortized, as the multiplication time is very small even without compression. This makes kkspgemm slower on small matrices, but at the same time it makes kkspgemm more robust and scalable allowing it to run much larger problems. On the other hand, Nsparse returns sorted output rows, which is not the case for kkspgemm. The choice of the better method depends on the application area. If the application requires sorted outputs or the problem size is small, Nsparse is likely to achieve better performance. For the problems with large memory requirements, kkspgemm is the better choice. Lastly, Figure 6f gives the performance profile for the Reuse case. Although Nsparse also runs in two-phases, its current user interface does not allow reuse of the symbolic computations. The effect of the compression: Compression is critical to reduce the time and the memory requirements of the symbolic phase. It helps to reduce both the number of hash insertions as well as the estimated max row size. Table-1 Compression reduces the memory requirements (maxrf) in most cases up to 97%. It usually reduces the runtime of the symbolic phase. When the reduction on f m is low (e.g., CF > 0.85), it might not amortize compression cost. We skip the second-phase of the compression in such cases; however, we still introduce overheads for CF calculations. CF is greater than 0.85 for only 7 multiplications, for which the symbolic phase is run without compressed values.
Conclusion
We described thread-scalable spgemm kernels for highly threaded architectures. Using the portability provided by Kokkos, we describe algorithms that are portable to gpus and cpus. The performance of the methods is demonstrated on Power8 cpus, knls, and P100 gpus, in which our implementations achieve at least as good performance as the native methods. On cpus and knls, we show that sparse accumulators are preferrable when memory accesses are the performance bottleneck. As memory systems provide more bandwidth (as in mcdram) and k is small, methods with dense accumulators outperform those with sparse accumulators. Although our methods cannot exploit some of the architecture specific details of gpus, e.g., cuda-streams, because of current Kokkos limitations, with a better way of parameter selection we achieve as good performance as highly optimized libraries. The experiments also show that our methods using memory pool and compression techniques are robust and can perform multiplications with high memory demands.
Our experiments also highlight the importance of designing methods for application use cases such as symbolic "reuse" with significantly better performance than past methods.
